LOGIC ELEMENTS

CALCULATORS TO COMPUTERS

Ways of thinking about and dealing with numbers reflect the cultures and thinking patterns of different civilizations. Early number systems used mechanical calculators such as the abacus, a frame of wires on which catculi (nebbles) are slid to perform number combinations. About A.D. 800, the Arab al-Khowarizmi wrote a book using the decimal notation. based on the number of our digits (fingers, in Latin).

In the active commerce of the Middle Ages, buying and selling made it necessary to count and calculate quickly, and various counting systems developed. The new methods were neither more rapid nor more accurate than the abacus they replaced, but they are important in understanding the development of mathematics.

The first big step toward the computer was taken in 1642 by a 19-year-old Frenchman, Blaise Pascai, a mathematical genius with an inventive mind. He devised an adding machine consisting of ten numbered wheels linked by gears-the first simple digital calculating machine.

Gottfried Wilhelm Lcibnitz, a 25-yearold German mathematician, invented the stepped wheel in 1671 and expanded on Pascal's machine. Two hundred years later the Swedish engineer Odhner invented his pinwheel mechanism and developed the fast and

dependable mechanical disk calculator still widely used throughout the world.

in 1812, Chartes Babbage, an English mathematician, then 20 years old conceived a mechanical Difference Engine to perform routine calculations. Although Babbage's designs were practicable, the technology of his day did not permit the construction of the precise mechanisms he devised and his machine was never completed

In 1833, Babbage invented his Analytical Engine, the first universal digital computer. In detailed designs ne described a machine that would accept data on punched cards and, by combining the processes of arithmetic and logic, perform any calculation.

Engineers had grown accustomed to creating circuits with a minimum of active components because transistors and diodes were relatively more expensive than passive resistors and capacitors. However, the invention of the integrated circuit changed their way of thinking; active devices were both smaller and simpler to put on an IC chip than passive components. Digital computations, employing the base 2, required many more components than decimal devices. Digital computers became practical after 1970, when the low cost and high density of integrated circuits made it possible to design with a large number of components.

IOGIC ELEMENTS

13-1 INTRODUCTION 13-2 SWITCHING LOGIC

13-4 TRANSISTOR LOGIC GATES 13-5 MEMORY ELEMENTS 13-3 ELECTRONIC SWITCHES 13-6 DIGITAL INTEGRATED CIRCUITS

INTRODUCTION

13

13-1

The music on a phonograph record is preserved as a groove that guides a needle whose motion changes in amplitude and frequency as the record turns; these continuous or analog signals can take any value in a wide range of values. By contrast, the music on a compact disk is preserved as a pattern of flat areas and holes that either reflect light or do not; these discrete or digital signals are processed by circuits made up of electronic switches that are either on or off. A major virtue of electronic circuits is the ease and speed with which digital signals can be processed, and the use of such signals in control, computation, and communication is the most rapidly developing aspect of electronic engineering.

To process information in digital form we need special circuits, and for the efficient design of digital circuits we use a special numbering system and a special algebra. The circuits must provide for storing instructions and data, receiving new data, performing calculations, making decisions, and communicating the results. For example, an automatic airline reservation system must receive and store information from the airline regarding the number of scats available on flights all over the world, respond to inquiries from travel agents across the country, subtract the number of scats requested from the number available or add the number of seats canceled, handle 50 or so requests per minute, and keep no one waiting more than a minute

information processing is an important component of all branches of engincering and science. Aeronautical and chemical engineers may be designing automatic control systems. Civil and industrial engineers may be concerned with data on traffic flow or product flow. Mechanical engineers may be designing "smart" tools or products. Chemists and medical doctors may be interested in automated laboratory analysis. Biologists and physicists may need remote control of precisely timed events. Everyone engaged in experimental work or in management can benefit from the new data processing techniques.

In this chapter we begin our study of digital systems by learning the basic functions performed by decision-making elements and seeing how we can use semiconductor devices in practical circuits. Then we look at basic memory elements and see now we can construct them from bipolar and MOS transistors. Finally we examine more sophisticated memory elements with desirable operating features

When you have assimilated the material in this chapter, you will be able to

identify the symbol of each of the basic togic elements, know the function it performs, and predict the output for given inputs. You will know how switches, decision-making, and memory devices operate in terms of the electrical behavior of their electronic components. You will be able to analyze the togic behavior of complex combinations of digital components. You will know how electronic logic devices are classified and how the various types compare in their electrical performance. You will be able to design circuits and specify components to perform simple digital operations. In the next chapter you will learn to design the data processing circuits and devices that are used in digital computers.

13-2

SWITCHING LOGIC

Digital computers, automatic process controls, and instrumentation systems have the ability to take action in response to input stimuli and in accordance with instructions. In performing such functions, an information processing system follows a certain *logic;* the elementary logic operations are described as AND, OR, and NOT. Tiny electronic circuits consuming very little power can perform such operations dependably, rapidly, and efficiently.

LOGIC GATES

A logic gate is a device that controls the flow of information, usually in the form of pulses. First we consider gates employing magnetically operated switches called *relavs.* If the switches are normally open, they close when input signals in the form of currents are applied to the relave coils.

In Fig. 13.1a, the lamp is turned on if switch A and switch B are closed; it is called an AND circuit or AND gate. In Fig. 13.1b, the lamp is turned on if switch A or switch B is closed or if both are closed; it is called an OR circuit. In Fig. 13.1c, the switch is connected across the lamp. For an input at C, the switch is closed, shorting out the lamp, and there is not an output; the input has been *inverted* by the NOT gate.



13-2 SWITCHING LOGIC 395

In general there may be several inputs and the output may be fed to several other logic elements. In a typical digital computer there are millions of such logic elements. Although the first practical digital computer (the Harvard Mark I, 1944) employed relays, the success of the modern computer is due to our taking advantage of the switching capability of semiconductor devices.

ELECTRONIC SWITCHING

In the gates of Fig. 13.1, "data" are represented by **ON** and **OFF** switch positions or by the corresponding presence or absence of voltages. How can diodes and transistors be used as switches? If the input to the circuit in Fig. 13.2a is zero (i.e., if the input terminats are shorted), the diode is forward biased, current flows easily, and the output is a few tenths of a volt or approximately zero. If the input is 5 V or more, the diode is not forward biased, no diode current flows, and the output is +5 V. The **OFF-ON** positions of this diode switch correspond to output voltage levels near zero and +5 V. Intermediate output voltages, such as 2.5 V, would be ambiguous and circuits are designed so that intermediate voltages do not appear.



In the elementary transistor switch (Fig. 13.2b) with a zero input, the baseemitter function is reverse biased by $-V_B$ across the voltage divider, the collector current is very small, and the output is approximately +5 V. An input of +5 V forward biases the base-emitter function, a large collector current flows, and the output is approximately zero. This circuit is analogous to Fig. 13.1c; the input signal is inverted.

The MOS transistor can operate as a binary switch controlled by changes in gate voltage. Because an MOS transistor can also function as a resistor, the arrangement of Fig. 13.2c is convenient in integrated circuits. With the gate of the upper or "load" transistor connected to the drain terminal, enhancement is high and the resistance of the load is determined by the channel dimensions. With no input signal, the lower or "driver" transistor is OFF, there is no *IR* drop across the load, and the output is approximately ± 5 V. A positive input signal turns the driver ON and the output fails to nearly zero.

BASIC LOGIC OPERATIONS

To make our work with logic circuits easter, we use the conventional symbols and nomenclature developed by circuit designers and computer architects. Each basic logic operation is indicated by a *symbol*, and its function is defined by a *truth table* that shows all possible input combinations and the corresponding outputs. Logic operations and variables are in **boldface** type. Electronic circuits are drawn as single-line diagrams with the ground terminal omitted; all voltages are with respect to ground so that "no input" means an input terminal shorted to ground. Two distinct voltage levels, separated by a forbidden region (Fig. 13.2d), electronically represent the *binary* numbers 1 and 0 corresponding to the **TRUE** and **FALSE** of logic.

AND GATE. The symbol for an AND gate is shown in Fig. 13.3a, where $\mathbf{A} \cdot \mathbf{B}$ is read "A AND B." As indicated in the truth table, an output appears only when there are inputs at A AND B. If the inputs in Fig. 13.3b are in the form of positive voltage puises (with respect to ground), inputs at A and B turn off both diodes, no current flows through the resistance, and there is a positive output (1). In general, there may be several input terminals. If any one of the imputs is zero (0), current flows through that forward-biased diode and the output is nearly zero (0). For two inputs varying with time, a typical response is shown in Fig. 13.3c.



OR GATE. The symbol for an OR gate is shown in Fig. 13.4a, where A + B is read "A OR B." As indicated in the truth table, the output is 1 if input A OR input B is 1. For no input (zero voltage) in Fig. 13.4b, no current flows, and the



13-2 SWITCHING LOGIC 397

output is zero (0). An input of +5 V (1) at either terminal A or B or both (or at *any* terminal in the general case) forward biases the corresponding diode, current flows through the resistance, and the output voltage rises to nearly 5 V (1). For two inputs varying with time, the response is as shown.

NOT GATE. The inversion inherent in a transistor circuit corresponds to a logic NOT represented by the symbol in Fig. 13.5a, where \overline{A} is read "NOT A." As indicated in the truth table, the NOT element is an *inverter*; the output is the *comptement* of the single input. With no input (0), the transistor switch is held open by the negative bias voltage and the output is +5 V (1). A positive input voltage (1) forward biases the base-emitter junction, collector current flows, and the output voltage drops to a few tenths of a volt (0). For a changing input, the output response is as shown.





NOR GATE. In the diode OR gate of Fig. 13.4b, an input of +5 V at A OR B produces a voltage across R and a positive output voltage. But this output is less than the input (by the diode voltage drop), and after a few cascaded operations the signal would decrease below a dependable level. A transitor supplied with +5 V can be used to restore the level as in Fig. 13.6b; however, the inherent inversion results in a NOT OR or NOR operation. The small circle on the NOR element symbol and the bar in the $\overline{A} + \overline{B}$ output indicate the inversion process.

In the **NOR** circuit with no input, the transistor switch is held **OFF** by the negative bias voltage V_B and the output is +5 V (1). An input of +5 V at terminal A or B raises the base potential, forward biases the base-emitter junction, turns



the transistor switch **ON**, and drops the output to nearly zero (0). As we shall see (p. 401), in addition to restoring the signal level, the transistor provides a relatively low output resistance so that this **NOR** element can supply inputs to many other gates. Another advantage is that all the basic logic operations can be achieved by using only **NOR** gates.

Exercise 13-1

- (a) Form the truth table for a NOR gate with the two input terminals tied together so that A = B. What logic function is performed by this gate?
- (b) A logic circuit consists of a NOR gate with NOT gates inserted in each input line. Draw the circuit, form the truth table, and state the logic function performed.

Answers: (a) NOT; (b) AND.

NAND GATE. Diodes and a transistor can be combined to perform an mverted AND function. Such a NAND gate has all the advantages of a NOR gate and is very easy to fabricate, particulariv in IC form. In a complex logic system, it is convenient to use just one type of gate, even when simpler types would be satisfactory, so that gate characteristics are the same throughout the system.

The NAND gate function is defined by the truth table in Fig. 13.7. The small circle on the NAND element symbol and the bar on the $\overline{A} \cdot \overline{B}$ output indicate the inversion process. With positive inputs at A and B (1 AND 1), the input diodes are reverse biased, and no input current flows; the positive base current supplied through $R_{\rm B}$ causes heavy collector current and the output is approximately zero (0). If either A or B has a zero (0) input, at least one input diode conducts to ground, the voltage at point P is too low to supply base current to the transistor, hence no collector current flows, and the output is +5 V (1). For better separation of voltage levels (see Fig. 13.2d), a second diode may be placed in series with the base of the transistor.



In Example 1 on p. 399, we see that three NAND gates can be used to replace an OR gate. The combination of NAND gates is equivalent to an OR gate in that it performs the same logic operation. In digital nomenclature, the function f is defined by 13-3 ELECTRONIC SWITCHES 399

Use NAND gates to form a two-input OR

Fxample 1

eate

The desired function is defined by the truth table of Fig. 13.8a. Comparing this with Fig. 13.7a, we see that if each input were inverted (replaced by its complement), the NAND gate would produce the desired result as indicated in the truth table.

To provide simple inversion, we tre both terminals of a **NAND** gate together (the first and last rows of Fig. 13.7a). The desired logic circuit is shown in Fig. 13.8b.



Figure 13.8 Using NAND gates to form an OR gate.

We arrived at this relation by considering the desired and available truth tables. A "digital algebra" for the direct manipulation of such expressions is presented in Chapter 14. First, however, ict us see how practical semiconductor logic elements function.

ELECTRONIC SWITCHES

13-3

Binary digital elements must respond to two-valued input signals and produce two-valued output signals. In practice the "values" are actually ranges of values separated by a *forbidden region*. The two discrete *states* may be provided electrically by switches, diodes, or transistors. Magnetic cores in which the two states are represented by opposite directions of magnetization were used extensively in early computers. Purely fluid switches are sometimes used in hydraulic control applications. In applications requiring high speed and flexibility, nowever, electronic switches predominate.

CLASSIFICATION OF ELECTRONIC LOGIC

Electronic logic circuits are classified in terms of the components employed, Basic operations can be performed by diode logic (DL), resistor-transistor logic (RTL), or diode-transistor logic (DTL). Currently popular are transistor-transistor logic (TTL), metal-oxide-semiconductor (MOS) and complementary MOS (CMOS), and emitter-coupled logic (BCL). In specifying a logic system, the designer selects the type of logic whose characteristics match the requirements.



the decision-making process. For this reason, along with these decision composition nents we need memory components to store instructions and results; the outputs of such sequential circuits are affected by past inputs as well as present.

What characteristics are essential in a memory unit? A binary storage device must have two distinct states, and it must remain in one state until instructed to change. It must change rapidly from one state to the other, and the state value (6) or 1) must be clearly evident. The bistable multivibrator or flip-flop, a simple device that meets these requirements inexpensively and reliably, is used in all types of digital data processing systems.

A LOGIC GATE MEMORY UNIT

First let us analyze a basic memory unit consisting of familiar logic gates. In the NOR gate flip-flop of Fig. 13.21, the output of each NOR gate is fed back into the input of the other gate. The operation is summarized in Table 13-1 where we assume to start that Q_0 , the "present" value of the output Q, at the time of the "Action," is 0 and inputs to the set terminal S and the reset terminal R are both 0.



Figure 13.21 The flip-flop, a basic memory unit.

Note that $\overline{\mathbf{Q}}$ is normally meant to mean **NOT Q**, but in the discussion of RS flip-flops $\overline{\mathbf{Q}}$ is an output independent of \mathbf{Q} . It is named $\overline{\mathbf{Q}}$ for the RS flip-flop because under most circumstances its value is the same as NOT Q. For othermemory elements, $\overline{\mathbf{Q}}$ always implies NOT Q.

To SET the flip-flop, a 1 is applied to S only. For $Q_0 = 0$, $\overline{Q} = \overline{Q_0 + S} = 0$. and $\mathbf{Q} = \mathbf{R} + \mathbf{\overline{Q}} = \mathbf{1}$, the present state of the output is inconsistent with the input the system is unstable, and Q must flip. After Q changes, Qo (the present state of Q) changes to 1, and \overline{Q} becomes $\overline{1+1} = 0$; hence $\overline{Q} = \overline{0+0} = 1$, a stable state. (In this analysis, keep in mind that if either input to a NOR gate is 1, the output is 0.) Removing the input from S causes no change. We conclude that $\mathbf{Q} = 1$ and $\overline{\mathbf{Q}} = \mathbf{0}$ is the stable state after being SET. Applying another input to S produces no change.

To RESET the flip-flop, a 1 is applied to R only. This results in an unstable system and Q must flop to 0. (You should perform the detailed analysis.) A change in Q_0 to 0 produces a stable output Q = 0. Removing the input to R or applying another input to R produces no change. We conclude that $\mathbf{Q} = \mathbf{0}$ and $\overline{\mathbf{Q}} = \mathbf{1}$ is the stable state after being RESET,

Note that only a momentary input is required to produce a complete transition; this means that very short pulses can be used for triggering. Attempting to 13-5 MEMORY ELEMENTS

413

Table 13-1 Analysis of a Memory Unit

9 T		,					
Step	Action	Value of Q at Time of Action Q 0	in S	put R	Output Values after Action Q Q		Conclusion
	Assume	0	0	0	i	D	This is a stable state
1 2	Apply 1 to S Q ₀ becomes 1 Remove 1 from S	0 i i	1 i 0	0 0 0	0	i 1 i	Unstable state; Q changes Stable Stable state after SET
3 4	Apply 1 to S again Remove 1 from S	1	1 0	0 0	0	i i	No change in Q Stable state after SET
5 6	Apply 1 to R Q ₀ becomes 0 Remove 1 from R	i 0 0	0 0 0	1 1 0	0 i i	0 0 0	Unstable state; Q changes Stable Stable state after RESET
7	Apply 1 to both S and R	0	i	1	0	0	Unacceptable; Q cannot equal Q

SET and RESET simultaneously would create an ambiguous state with both Q and $\overline{\mathbf{Q}} = \mathbf{0}$. This state ambiguity would be unacceptable in a bistable unit and actual circuits are designed to avoid this condition. (See Fig. 13.24b.)

A TRANSISTOR FLIP-FLOP

The operation of an electronic flip-flop is based on the switching properties of a transistor. With no input to the switch in Fig. 13.22a, the voltage divider $R_A \cdot R_B$ reverse biases the base-emitter junction and the transistor is in cutoff or the switch is **OPEN**; because $I_{C}R_{C} = 0$, a positive voltage appears at the output terminal. If a positive signal is applied to the input, V_B rises, the base-emitter unction is forward biased, the switch is CLOSED, and the output voltage drops to zero (nearly).



Figure 13.22 A transistor RS flip-flop.

(b) Elementary flip-flop



An input signal applied to point P, making the + terminal of R_A more positive, could also forward bias the base-emitter function and drop the output volt-age to zero. In other words, a 1 input at either of two terminals produces a 0 at the output. This switch is a form of **NOR** gate; a flip-flop can be created from two such switches.

To follow the operation of the flip-flop (Fig. 13.22b), assume that T_1 is conducting (**CLOSED**) and T_2 is cut off (**OPEN**). With T_1 conducting, the potential of point P_1 is nearly zero and, in combination with the negative voltage applied to R_{g_2} , this ensures that T_2 is cut off. With T_2 cut off, the potential of point P_2 is targe and positive, and this supplies the bias current through R_{A1} that ensures that T_1 is conducting and V_{P1} is low. In logic terms, $\mathbf{Q} = \mathbf{0}$; this is a stable state that we may designate as the **0** state of this binary memory element.

A positive pulse applied to **RESET** terminal R that would raise V_{B1} has no effect since T_1 is already conducting. However, a positive pulse at **SET** terminal S causes T, to begin conducting, the potential of P₁ drops, the forward bias on T₁ is reduced, the potential of P₁ rises, the forward bias on T₂ increases, the potential of P₁ rises, the forward bias on T₂ increases. The output voltage is high, **Q** = 1, and this indicates another stable state that we may designate as the 1 state. If a flip-flop in the 1 state receives a positive pulse at R, transition proceeds in the opposite direction (since the device is symmetric) and the device is **RESET** to the **0** state. In a well-designed flip-flop, these changes in state take place in a few nanoseconds, and we see that this simple device satisfies all the requirements of a binary storage element.

Exercise 13-5

For the transistors of Fig. 13.22, $V_{CE(sst)} = 0.3$ V and $V_{CC} = 5$ V. Draw up a table showing the voltages at P₁ and P₂ for the following conditions: (a) T₁ initially conducting, (b) a negative pulse applied to S, (c) a positive pulse applied to R, (e) a positive pulse applied to R.

Answers: (a) 0.3, 5; (b) 0.3, 5; (c) 5, 0.3; (d) 5, 0.3; (e) 0.3, 5.

TIMING WAVEFORMS

In the RS flip-flop of Fig. 13.21, a 1 input at the S input will **SET** the output **Q** to 1. To **RESET** the flip-flop, a 1 is applied to input R. The duration of the input signal (as long as it exceeds a certain minimum time) and the time at which an input signal is applied are not significant. Such a flip-flop responds to *asynchronolis* inputs.

A more sophisticated flip-flop incorporating two AND gates is shown in Fig-13.23. Here an input is effective only when *enabled* by a 1 input at terminal E. In a digital system composed of many elements, it is usually necessary for the outputs of all elements to be synchronized. The synchronizing signal may come from a *clock*, and the enabling terminal is frequently designated CLOCK (CK). In a clocked system, transitions cannot run wild through a circuit; instead, changes 13-5 MEMORY ELEMENTS 415



Figure 13.23 A more sophisticated RS flip-flop.

occur in an orderly, one-step-at-a-time fashion. In addition to the synchronous inputs R and S, there may be asynchronous inputs to *clear* or *preset* the flip-flop.

The operation of a *ctocked* RS flip-flop is illustrated by the typical wavetorms of Fig. 13.23b. Initially, output $\mathbf{Q} = \mathbf{0}$. If a 1 appears at SET, when ENABLE goes to 1 the flip-flop is set with $\mathbf{Q} = 1$. At the next clock pulse, the presence of a 1 at RESET forces the output to 0. At any time, a 1 at PRESET forces the output to 1; a 1 input at the CLEAR terminal overrides other inputs and forces Q to 0.

THE DATA LATCH

The functional symbol for a simple RS flip-flop (without **PRESET** and **CLEAR**) is shown in Fig. 13.24a. One way to avoid the ambiguous state where $\mathbf{R} = 1$ and $\mathbf{S} = 1$ simultaneously is the circuit modification shown in Fig. 13.24b. By connecting an inverter between the R and S terminals and using only one input signal, the ambiguity is avoided and the number of terminats is reduced (an advantage in IC packages). When the **ENABLE** line is **HIGH**, the output **Q** follows the mput **D**. In other words, when this *flip-flop* is enabled, the input data is transferred to the output is 'latched'' at the previous data value. This *data tatch* is widely used as an element in digital systems; for example, a set of eight such latches could ''remember'' the eight digits representing a number or an instruction. (See Example 5 on p. 416.)



Figure 13.24 Deriving a data latch from an RS flip-flop.

Example 5

The enable and data inputs to a data latch are shown below. Predict the wavelorm of the output.

in the data latch, the output Q follows input D whenever enabled (E = 1). When E goes to 0, the output remained



latched in the previous condition. in Fig. 13.25, when E first goes HIGH, D = i; there fore, Q follows D and becomes i. As long as E is HIGH O

follows any changes in D. When E goes LOW, Q = D = 1and remains so. The output waveform is as shown.

Figure 13.25 Typical data latch waveforms.

THE D FLIP-FLOP

In digital systems it is sometimes desirable to delay the transfer of data from input to output. For example, we may wish to maintain a present state at Q while we read in a new state that will be transferred to the output at the appropriate time. The D (for *delay*) flip-flopt shown in Fig. 13.26 is a refinement of the data latch incorporating a second RS flip-flop. Here the data latch is enabled when the clock signat goes LOW, but the following RS flip-flop is enabled when CLOCK goes HIGH. In other words, Q follows D whenever CK is LOW, but any change in the output of the combination $\mathbf{Q} = \mathbf{Q}_2$ is delayed until the next upward transition of CK. This is an edge-triggered flip-flop; Q₁ follows D while CK is LOW, then, on



† "Flip-flop" is a general term applied to the basic two-transistor element and to sophisticated," multigate IC devices.

13-5 MEMORY ELEMENTS 417

the leading edge of the clock pulse, the value of \mathbf{D} is transferred to output \mathbf{Q} . On the logic symbol, the small triangle indicates an edge-triggered device.

Because the output can change only at the instant that the clock goes HIGH, the output can be synchronized with the outputs of other elements. Furthermore, a sudden spurious change in D similar to that shown in Fig. 13.26c will not affect the output. For proper operation of a practical device, the data input must be stable for a few nanoseconds before the device is clocked (the set-up time), and it must remain stable for a few nanoseconds after the clocking is initiated (the nold time).

THE IK FLIP-FLOP

A widely used memory element is the JK flip-flop shown in Fig. 13.27. In its most common IC form, the output changes state on downward transitions of the clock pulse. The small circle on the symbol identifies this as a trailing-edge-triggered flip-flop. The operation of this logic element is improved by employing a master flip-flop that is enabled on the upward transition of the clock puise while the stave flip-flop is inactive. Then the slave is enabled on the downward transition and follows its master; that is, it takes on the state of the immobilized master.



Figure 13.27 The JK master-slave flip-flop.

In addition to avoiding the ambiguity referred to previously, this versatile device provides three different modes of response. Because of the feedback connections from output to input, the output of a JK flip-flop depends on the states of the inputs and the outputs at the instant the clock goes LOW. As indicated in the truth table, with 0 inputs at J and K, the clock has no effect, and the flip-flop remains in its present state Q_0 . With unequal inputs, the unit behaves like an RS flip-flop. For J = 1 and K = 0, the clock SETS the flip-flop to Q = 1; for K = 1and J = 0, the clock **RESETS** the flip-flop to Q = 0. (In other words, with $J \neq K$, $\mathbf{Q} = \mathbf{J}$ or \mathbf{Q} follows J.) With 1 inputs at both J and K, the flip-flop toggles; that is, the output changes each time the clock goes LOW. The operation of the JK flipflop is revealed by a complete truth table constructed for the eight possible combinations of J, K, and Q_0 . (See Problem 13-34.)

Exercise 14-2

(a) Perform 38 - 24 and 24 - 38 by using signed 2's complement notation. (b) Express decimal 541 as a binary-coded digit in the 8421 code.

Answer: (b) 0101 0100 0001.

14-3

BOOLEAN ALGEBRA

We see that binary arithmetic and decimal arithmetic are similar in many respects. In working with logic relations in digital form, we need a set of rules for symbolic manipulation that will enable us to simplify complex expressions and solve for unknowns; in other words, we need a "digital algebra." Nearly 100 years before the first digital computer, George Boole, an English mathematician (1815-1864), formulated a basic set of rules governing the true-false statements of logic Eighty-five years later (1938), Claude Shannon (at that time a graduate studentiat MIT) pointed out the usefulness of Boolean algebra in solving telephone switching problems and established the analysis of such problems on a firm mathematical basis. From our standpoint, Boolean algebra is valuable in manipulating binary variables in OR, AND, or NOT relations and in the analysis and design of all types of digital systems.

BOOLE'S THEOREMS

The basic postulates are displayed in Tables 14-2 and 14-3. At first glance, some of the relations in the tables are startling. Properly read and interpreted, however, their validity is obvious. For example, "1 OR 1" (1 + 1) is just equivalent to 1, and "O AND 1" (0 . 1) is effectively 0. In other words, for an OR gate with inputs of 1 at both terminals, the output is 1, and for an AND gate with inputs of 0 and 1 the output is 0.

Table 14-2 Boolean Postulates in 0 and 1			Table 14-3 in One Varia		eorems
OR	AND	NOT	OR	AND	NOT
0 + 0 = 0 0 + 1 = 1 i + 0 = 1 i + 1 = i		$\overline{\begin{array}{c}0\\i\end{array}} = 1\\i=0$	A + 0 = A A + 1 = 1 A + A = A $A + \overline{A} = 1$	$ A \cdot i = A A \cdot A = A $	Ā = /

In general, the inputs and outputs of logic circuits are variables; that is, the signal may be present or absent (the statement is true or false) corresponding to the binary numbers 1 and 0. The validity of the theorems in Table 14-3 may be reasoned out in terms of the corresponding logic circuit or demonstrated in a truth table showing all possible combinations of the input variables.

Example 5	1						
Demonstrate the theorems		Using	the p	oostula	tes, the truth ta	bles are	
$A + \overline{A} = 1$ and $A \cdot 1 =$	= A		A	Ā	A + Ā	A	A 1
by constructing truth tables.			0	1	1	0	0
Server by coust dotting a man			1	0	1	1	. 1

Table 14-4 Boolean Theorems in More Than One Variable DeMorgan's theorems: Association rules: Commitation rules: $\overline{A + B} = \overline{A} \cdot \overline{B}$ A + (B + C) = (A + B) + C $\mathbf{A} + \mathbf{B} = \mathbf{B} + \mathbf{A}$ $\overline{\mathbf{A} \cdot \mathbf{B}} = \overline{\mathbf{A}} + \overline{\mathbf{B}}$ $A \cdot (B \cdot C) = (A \cdot B) \cdot C$ $\mathbf{A} \cdot \mathbf{B} = \mathbf{B} \cdot \mathbf{A}$ Distribution rules: Absorption rules: $A \cdot (B + C) = (A \cdot B) + (A \cdot C)$

 $\mathbf{A} + (\mathbf{B} \cdot \mathbf{C}) = (\mathbf{A} + \mathbf{B}) \cdot (\mathbf{A} + \mathbf{C})$

14-3 BOOLEAN ALGEBRA

437

Some of the more useful theorems in more than one variable are displayed in Table 14-4. The commutation rules indicate that the order of the variables in performing OR and AND operations is unimportant, just as in ordinary algebra. The association rules indicate that the order of the OR and AND operations is unimportant, just as in ordinary algebra. The second distribution rule indicates that variables or combinations of variables may be distributed in multiplication (not permitted in ordinary algebra) as well as in addition. The absorption rules are new and permit the elimination of redundant terms.



DEMORGAN'S THEOREMS

 $A + (A \cdot B) = A$

 $\mathbf{A} \cdot (\mathbf{A} + \mathbf{B}) = \mathbf{A}$

Augustus DeMorgan, a contemporary of George Boole, contributed two interesting and very useful theorems. These concepts are easily interpreted in terms of logic circuits. The first says that a NOR gate $(\overline{A + B})$ is equivalent to an AND gate with NOT circuits in the inputs $(\overline{A} \cdot \overline{B})$. The second says that a NAND gate $(\overline{A} \cdot \overline{B})$



- 438 CHAPTER 14 DIGITAL DEVICES
 - is equivalent to an OR gate with NOT circuits in the inputs $(\overline{A} + \overline{B})$. As generalized by Shannon, DeMorgan's theorems say:

To obtain the unverse of any Boolean function, invert all variables and replace all ORs by ANDs and all ANDs by ORs.

Application of this rule is illustrated in Example 7.

Example 7

Use DcMorgan's theorems to derive a combination of NAND gates equivalent to a two-input OR gate. The desired function is $\mathbf{i} = \mathbf{A} + \mathbf{B}$. Applying the general form of DeMorgan's theorems,

$$\mathbf{f} = \mathbf{A} + \mathbf{B} = \overline{\mathbf{A}} \cdot \overline{\mathbf{B}}$$

suggesting a NAND gate with NOT imputs. Because $\overline{\mathbf{A}} \cdot \overline{\mathbf{A}} = \overline{\mathbf{A}}$, a NAND gate with the inputs tied together performs the MOT operation. The logic circuit is shown in Fig. 14.1.

Figure 14.1 OR gate from NAND gates.

Exercise 14-3

Use truth tables to prove Boole's theorem $A + (B \cdot C) = (A + B) \cdot (A + C)$ and DeMorgan's theorem $\overline{A + B} = \overline{A} \cdot \overline{B}$.

LOGIC CIRCUIT ANALYSIS

By comparing Example 7 with Example 1 in Chapter 13, we see that the theorems of Bootcan algebra permit us to manipulate logic statements or functions directly, without setting up the truth tables. Furthermore, the use of Boolean algebra can lead to simpler logic statements that are easier to implement. This result is important when it is necessary to design a circuit to perform a specified logic function using the available gates—only NAND gates, for example. DeMorgan's theorems are particularly netpful in finding NAND operations that are equivalent to other operations.

Up to this point we have been careful to retain the specific AND sign in $A \cdot B$ to focus attention on the *logic* interpretation. Henceforth, we shall use the simpled equivalent forms AB and A(B) whenever convenient. Also note that henceforth we shall follow convention and rely on the distinctive shapes of the logic symbols to identify their functions.

The analysis of a logic circuit consists in writing a logic statement expressing the overall operation performed in the circuit. This can be done in a straightforward manner, by starting at the input and tracing through the circuit, noting the

14-4 LOGIC CIRCUIT SYTHESIS 439

function realized at each output. The resulting expression can be simplified or written in an alternative form using Boolean algebra. A truth table can then be constructed.

Example 8

14-4





Figure 14.2 Logic circuit analysis

Construct the truth table to demonstrate that this circuit could be replaced by a single NAND gate.

The suboutputs are noted on the diagram. The overall function can be simplified as follows:

$i = \overline{AB} + \overline{A} + B$							
=	(Ā -	- ÎB) -	(DeMorg	(DeMorgan's rule)			
=	Ä +	B (1	(Distribu	(Distribution)			
=	A +	B	(1 + A =	(1 + A = 1)			
=	ĀΒ		(DeMorg	(DeMorgan's rule)			
	Α	в	ĀB	Ā + B	f		
	0	0	1	0	i		
	Ð	1	1	0	1		
	1	0	1	1	1		
	-1	-	0	n	in		

LOGIC CIRCUIT SYNTHESIS

One of the fascinating aspects of digital electronics is the construction of circuits that can perform simple mental processes at superhuman speeds. A typical digital computer can perform thousands of additions of 10-place numbers per second. The logic designer starts with a logic statement or truth table, converts the logic function into a convenient form, and then realizes the desired function by means of standard or special logic elements.

THE HALF-ADDER

As an illustration, consider the process of addition. In adding two binary digits, the possible sums are as shown in Fig. 14.3a. Note that when A = 1 and B = 1, the *sum* in the first column is 0 and there is a *carry* of 1 to the next higher column. As indicated in the truth table, the half-adder must perform as follows: "S is 1 if A is 0 AND B is 1, OR if A is 1 AND B is 0; C is 1 if A AND B are 1." In logic nomenclature, this becomes

$$S = \overline{A}B + A\overline{B}$$
 and $C = AB$ (14-2)

(A full-adder is capable of accepting the carry from the adjacent column.)

To synthesize a half-adder circuit, start with the outputs and work backward. Equation 14-2 indicates that the sum S is the output of an OR gate; the inputs are



obtained from AND gates; inversion of A and B is necessary. Equation 14-2 also indicates that the carry C is simply the output of an AND gate. The corresponding logic circuit is shown in Fig. 14.3c.

There may be several different Boolean expressions for any given logic statement, and some will lead to better circuit realizations than others. Algebraic manipulation of Eq. 14-2a yields

$\overline{A}B + A\overline{B} = (\overline{A + B})(\overline{A + B})$	(DeMorgan's theorems)
$= \overline{A\overline{A} + AB + \overline{A}\overline{B} + B\overline{B}}$	(Multiplication)
$\Rightarrow \overline{\mathbf{A}\mathbf{B}} + \mathbf{A}\mathbf{B}$	$(\overline{AA} = 0 \text{ and } \overline{BB} = 0)$
$= (A + B)(\overline{A} + \overline{B})$	(DeMorgan's theorems)
⇔ (A + B)AB	(DeMorgan's theorems)

Looking again at the truth table (Fig. 14.3b), we see that another interpretation is: "S is 1 if (A OR B) is 1 AND (A AND B) is NOT 1." Therefore binary addition can be expressed as

$$S = (A + B)\overline{AB}$$
 and $C = AB$

The synthesis of this circuit, working backward from the output, is shown in Fig. 14.4. This circuit is better than that of Fig. 14.3c in that fewer logic elements are used and the longest path from input to output passes through fewer *levels*. The ability to optimize logic statements is an essential skill for the logic designer.



Figure 14.4 Another half-adder circuit.

14-4 LOGIC CIRCUIT SYTHESIS 441

THE EXCLUSIVE-OR GATE

۸D

The function $(\mathbf{A} + \mathbf{B})\overline{\mathbf{AB}}$ in Eq. 14-3 is called the **Exclusive-OR** operation. As indicated by the truth table, it can be expressed as: "A OR B but NOT (A AND B)." The alternative form (Eq. 14-2a) $\overline{\mathbf{AB}} + \overline{\mathbf{AB}}$ is called an "inequality comparator" because it provides an output of 1 if A and B are not equal.

Show that the inverse of the inequality comparator is an "equality comparator" and synthesize a suitable circuit.

Example 9

(14-3)

 Algebraic manipulation of the inverse function by using i DeMorgan's theorem and Boole's theorem that A · A = 0 yields

 $\overline{\overline{AB} + A\overline{B}} = (A + \overline{B})(\overline{A} + B) = AB + \overline{AB}$ (14-4)

This is an equality comparator in that the output is 1 if A and B are equal. This function is highly useful in digital computer operation. Straightforward synthesis results in the circuit of Fig. 14.5.

Figure 14.5 An equality comparator.

The **Exclusive-OR** gate is used so frequently that it is represented by the special symbol \bigoplus defined by

$$\mathbf{A} \mathbf{XOR} \mathbf{B} = \mathbf{A} \oplus \mathbf{B} = (\mathbf{A} + \mathbf{B})\overline{\mathbf{A}}\overline{\mathbf{B}}$$
(14-5)

One realization of the **Exclusive-OR** gate is shown in Fig. 14.6b. Assuming that this gate is available as a logic element, the half-adder takes on the simple form of Fig. 14.6c. As a further simplification, we can treat the half-adder as a discrete logic element and represent it by a rectangular block labeled **HA**.



THE FULL-ADDER

In adding two binary digits or bits, the half-adder performs the most elementary part of what may be highly sophisticated computation. To perform a complete addition, we need a *full-adder* capable of handling the carry input as well. The addition process is illustrated in Fig. 14.7a, where C is the carry from the preceding column. Each carry of 1 must be added to the two digits in the next column, so we need a logic circuit capable of combining three inputs. This operation can be realized using two half-adders and an **OR** gate. The values shown in Fig. 14.7b correspond to the third column of the addition. The operation of the full-adder can be seen more clearly by construction of a truth table. (See Review Ouestion 12)



Figure 14.7 Design of a full-adder.

To perform the addition of "4-bit words," that is, numbers consisting of four binary digits, we need a half-adder for the first column and a full-adder for each additional column. In the parallel binary adder, the input to the half-adder consists of digits A₁ and B₁ from the first column. The input to the next unit, a fulladder, consists of carry C_1 from the first unit and digits A_2 and B_3 from the second column. The sum of the two numbers is represented by $C_4S_4S_2S_2S_1$. In subtraction, NOT gates provide the complement of the subtrahend (see Example, 4) p. 435) and the process is reduced to addition.

A DESIGN PROCEDURE

A common problem in logic circuit design is to create a combination of gates to realize a desired function. The basic approach is to proceed from a statement of the function to a truth table and then to a Boolean expression of the function. The experienced logic designer then manipulates the Boolean expression into the simplest form. The realization of the final expression in terms of AND, OR, and NOT gates is straightforward.

For increased reliability on a spacecraft, triple sensing systems are used; no action is taken unless at least two of the three systems call for action. The truth table of the required vote taker is shown in Fig. 14.8a. Because the function is YES(1) only when a majority of the inputs are YES, the Boolean expression must contain a product term for each row of the truth table in which the function is 1 Because the function is YES for any one or more of these rows, the Boolean expression is (14-6)

 $f = AB\overline{C} + A\overline{B}C + \overline{A}BC + ABC$





Figure 14.8 Design of a vote taker.

Assuming that the complement of each variable is available, as is true in most computers, the straightforward realization is a combination of four AND gates teeding an OR gate. (See Fig. 14.8b.)

If the complements were not available, eight logic elements would be required and simplification of the circuit would be desirable. First, the Boolean function of Equation 14-6 can be expanded into

$$f = AB\overline{C} + A\overline{B}C + \overline{A}BC + ABC + ABC$$

because ABC + ABC = ABC. Factoring by the distribution rule yields

 $f = AB(\overline{C} + C) + C(AB + A\overline{B} + \overline{AB})$

Because $\overline{C} + C = 1$ and $AB + A\overline{B} + \overline{AB} = A + B$, the function becomes

$$f = AB + C(A + B)$$

This function requires only four logic elements (Fig. 14.8c).

Exercise 14-4

Given the logic function $\mathbf{f} = \overline{\mathbf{AB}} + \mathbf{AB}$, apply DeMorgan's theorem to convert function \mathbf{f} into a "NANDed product of NANDs," and design a circuit consisting of NAND gates only, assuming complements are available.

Answer: $\mathbf{i} = \overline{\mathbf{A}} \overline{\mathbf{B}} \cdot \overline{\mathbf{A}} \overline{\mathbf{B}}$.

MINIMIZATION BY MAPPING

14-5

In creating a logic circuit to realize a desired function, the designer seeks the optimum form. The criterion may be maximum speed (fewest logic levels) or minimum cost (fewest gate leads because the number of leads determines the cost

of manufacture and the cost of assembly) or minimum design time (if only a few circuits are required). We have seen how Boolean algebra can be used to derive simpler logic expressions. If the truth table is available or if the logic function is expressed as a "sum of products," the designer can go directly to the minimal expression by the mapping technique suggested by Maurice Karnaugh.

KARNAUGH MAPS

- The map of the general logic function of three variables is shown in Fig. 14.9a, Each square in the map corresponds to one of the eight possible combinations of the three variables. The order of the columns is such that combinations in adjacent squares differ only in the value of one variable. Therefore, 2-square groups are independent of one variable; that is, $i_1 = \overline{ABC} + \overline{ABC} = \overline{AB}$ and $f_2 =$ $ABC + A\overline{BC} = AC$. These relations are easy to derive using Boolean algebra, but they are obvious by inspection of the Karnaugh map.
- The concept can be extended to groupings of four adjacent squares as shown in Fig. 14.9b, where the labets are omitted from the squares. The 4-square cluster outlined in color is independent of both B and C and the 4-square in-line group is independent of both A and B; that is, $\mathbf{\hat{n}} = \overline{ABC} + \overline{ABC} + \overline{ABC} + \overline{ABC} = C$. Enlarging groups by overlapping simplifies the terms. Note that the map is "continuous" in that the last column on the right is "adjacent" to the first column on the left. The 4-square group in Fig. 14.9c is just equal to \overline{B} .



The standard labeling scheme for Karnaugh maps (Fig. 14.9c) is convenient for mapping from a truth table. Each square in the map corresponds to a row in the truth table. A specific logic function is *mapped* by placing a 1 in each square for which the function is 1. When this has been done, possible simplifications are easily recognized. This approach is illustrated in Example 10.

MAPPING IN FOUR VARIABLES

The Karnaugh technique is even more valuable in simplifying functions in four variables. (For more than four variables, other techniques are usually more convenient.) As indicated in Fig. 14.11, 2-square groups are independent of one variable, 4-square groups are independent of two variables, and 8-square groups are independent of three variables. Note that the standard labeling scheme provides that adjacent rows differ by only one complement bar and the bottom row is adjacent to the top row. The four corner squares form a combination that is a little difficult to visualize.



Map the vote-taker function and simplify the circuit realization, if possible.

Example 10





From the truth table of Fig. 14.8a, 1s are placed in the squares corresponding to rows in the truth table for which the function is i, representing

 $f = \overline{A}BC + A\overline{B}C + AB\overline{C} + ABC$

All the 1s can be included in three overlapping 2-square groups: ... the complete function can be represented by

f = AB + AC + BC

There is no simpler expression for this function.

By using DeMorgan's theorem, any "sum of products" can be converted to a "NANDed product of NANDs." Here

$f = \overline{AB} \cdot \overline{AC} \cdot \overline{BC}$

which can be synthesized using **NAND** gates only. Note that in the circuit realization of Fig. 14.10b, the number of gate leads has been reduced to 9 input + 4 output = 13 from the 21 in Fig. 14.8b. This vote taker could be realized in a single SSI chip.

Figure 14.10 Simplification by Karnaugh mapping.

(b) Minimal realization



Figure 14.11 Examples of grouping on tour-variable maps.

There are detailed rules† for finding the minimal expression from a Karnaugh map, but some general guidelines will suffice for our purposes:

Include all 1s in groups of eight, four, two, or one. Groups may overtap; larger groups result in simpler terms. Of the possible combination of terms, select the simplest.

The technique is illustrated in Example 11 on p. 446.

† See the references at the end of the chapter.

Example 11

Map the function $f = \overline{AB}(\overline{C} + \overline{D}) + \overline{ACD} + A\overline{BCD} + A\overline{BCD}$

and obtain a minimal sum-of-products ex-



As an alternative to forming the truth table, let us map the function by considering the terms individually. The map of the function will be the "sum" of the maps of the individual terms.

AB limits the first term to the 00, 01, and 10 columns and (C + D) corresponds to the first row, implying 1s in the first, second, and fourth squares of the first row as shown in Fig. 14.12

The **ACD** term is independent of **B**, implying a 2-square group in the lower left-hand corner.

The four-variable terms imply 1s in the 1100 and 1001 squares. All the 1s can be included in the two 4-square and one

2-square groups encircled. Therefore,

 $f = \overline{A}\overline{D} + \overline{C}\overline{D} + A\overline{B}\overline{C}$

Other expressions are possible, but none will include fewer, simpler terms.

Figure 14.12 Four-variable simplification.

Two additional comments should be made. In some circuits, certain combinations of inputs never occur; such *don't care* combinations may be mapped as X_s and considered as either 0s or 1s, whichever provides the greatest simplification. In other circuits, the simplest realization results from implementing \tilde{f} as a sum of products and then inverting to obtain \tilde{f} .

Exercise 14-5

Map the function $f = \overline{ABCD} + \overline{ABC} + \overline{ABC} + BCD$ and find the minimal sum-of-products form.



The emphasis in this section is on synthesizing logic circuits from optimum arrangements of basic gates. This is the proper approach in designing complex circuits for mass production or in designing custom circuits requiring only a few gates. As we shall see, other approaches using standard IC packages are better where the cost of design time is an important factor.

14~6

REGISTERS

In addition to the logic circuits that process data, digital systems must include memory devices to store data and results. We know that a flip-flop can store of "remember" one digit of a binary number, one bit. A *register* is an array of flip 14-6 REGISTERS 447

flops that can temporarily store data or information in digital form. For example, the 16-bit registers in a microprocessor, composed of sixteen flip-flops in parallel, can handle 2-byte instructions or 16-digit numbers. A great variety of registers is available in IC form.

SHIFT REGISTERS

The sophistication of the response of the JK flip-flop makes it useful in computer applications. The serial shift register of Fig. 13.13 consists of four trailing-edge-triggered JK flip-flops connected so that $\mathbf{J} \neq \mathbf{K}$. (See Fig. 13.27.) At the trailing edge of each clock pulse, \mathbf{Q} follows J in each flip-flop of the 4-bit register. The data are entered serially, that is, one bit at a time, and shifted right through the register at each clock pulse.



Figure 14.13 Entering 0110 into a 4-bit serial shift register.

Table 14.5 shows how 0110 would be placed in the register. We begin with the teast significant bit. With a 0 at $IN = J_A$ and $K \neq J$, at the trailing edge of the first clock pulse (CP1), Q_A follows J_A and the LSB is transferred to the output of flip-flop A. During the next clock cycle, $J_B = Q_A = 0$ and the second bit, a 1, is applied to $IN = J_A$. At CP2, the 0 is transferred to Q_B (i.e., shifted one position to the right) and the 1 is transferred to Q_A . After four clock pulses, the 4-bit number is stored in the register and 0110 is available at parallel outputs **ABCD**. One application of such a register is as a *serial-to-parallel converter*, changing serial data to parallel form for processing all bits simultaneously. There is a single input line, but four lines are required for the parallel data output.



The shift register of Fig. 14.14 consists of D flip-flops with CLEAR and **PRESET** capabilities. It is similar to MSI TTL units available commercially. The symbols indicate that the flip-flops are cleared to 0 if CLR goes LOW while PR is

- CHAPTER 14 DIGITAL DEVICES 468
 - A register is an array of flip-flops that can store binary numbers. in general, data may be entered and extracted in serial or parallel form. Practical IC registers may provide CLEAR, PRESET, and ENABLE capability.
 - An array of flip-flops may be connected to function as a digital counter. Synchronous counters are faster but more expensive than ripple counters. Practical IC counters provide versatile operation at low cost.
 - In read-and-write memory (RAM), the computer can store data at any location and retrieve it at any subsequent time; k lines can address 2^k words. RAM units consist of a matrix of memory cells and an address decoder. MOS devices offer high density at low power; bipolar devices are faster.
 - In read-only memory (ROM), data are permanently stored as cell states. ROMs can act as addressable memory, or code converter, or decision logic. PROMs are field-programmable ROMS; EPROMs are erasable PROMs.
 - In a bus-organized system, a multiplexer selects a source and puts its data on the bus: a demultiplexer transfers the data to a selected destination.
 - A digital computer is a complex array of logic and memory elements organized to perform binary calculations at high speed. Computers include input, memory, control, processing, and output sections.

TERMS AND CONCEPTS

- adder Logic circuit that outputs the sum of two binary digits.
- binary Two-valued; using the base-2 numbering system.
- bit Binary digit; a one or a zero.
- Boolean algebra Set of algebraic rules for describing and manipulating binary variables.
- hus Common path for information transfer.
- byte An 8-bit sequence of binary digits.
- computer Machine designed to accept data, perform operations according to instructions, and present the results.
- counter Sequential circuit that keeps count of input pulses.
- DeMorgan's theorems Set of algebraic rules useful in simplifying logic circuits.
- digital computer Computer that operates on dis-

- crete data by performing binary arithmetic and logic processes.
 - EPROM Erasable programmable read-only memory that can be programmed and erased repeatedly.
 - Karnaugh man Graphic display of a logic function that leads directly to the minimal expression.
 - memory Organized array of addressable clements, each capable of storing one bit of information
 - program Complete set of instructions to a comouter
 - PROM Read-only memory that can be programmed irreversibly after manufacture.
 - RAM Read-and-write memory into which data can be written and from which data can be read.
 - ROM Read-only memory containing fixed data that can be read but not changed.

REFERENCES

- LA. Aseltine et al., Introduction the Computer Systems, Wiley, New York, 1989.
- T. C. Bartee, Digital Computer Fundamentals, 7th
- Edition, McGraw-Hill, New York, 1990.
- D. J. Comer, Digital Logic and State Machine De-
- sign, Holt, Rinehart & Winston, New York.
- 1990.

REVIEW OUESTIONS

- 1. Why is the binary system useful in electronic data processing?
- 2. How can decimal numbers be converted to binary? Binary to decimal? To octal?
- 3. Explain "2's complement" notation. What are its advantages?
- 4. What is a "binary-coded decimal"? What is decimal 476 as a BCD in the 8421 code?
- 5. What is Boolean algebra and why is it useful in digital computers?
- 6. Which of the Boolean theorems in 0 and 1 contradict ordinary algebra?
- 7. Explain the association and distribution rules for Boolean algebra.
- 8. State DeMorgan's theorems in words. When are they useful?
- 9. How can a logic circuit be analyzed to obtain a logic statement?
- 10. How can a logic statement be synthesized to create a logic circuit?
- 11. What function is performed by a half-adder? An Exclusive-OR gate?

PROBLEMS

- P14-1. (a) Write in binary the following decimals: 4, 12, 23, 31. (b) Write in decimal the following binaries:
- 00011, 00101, 01010, 10101. P14-2. (a) Write in binary the following decimals:
- 10. 14. 21, 39, 75.
 - (b) Write in decimal the following binaries: 00111, 01110, 11010, 101011.

parallel adder. 13. Explain how we can design a NAND circuit

D. V. Hall, Divital Circuits and Systems, Mc-

J. Watson, Analog and Switching Circuit Design,

Graw-Hill. New York. 1989.

Wiley, New York, 1989.

- from a truth table.
- 14. Explain the principle behind the numbering of columns in a Karnaugh map.
- 15. How can a shift register serve as a serial-toparallel converter?
- 16. What is meant by a "bus-organized" system?
- 17. Explain the operation of a binary npple counter.
- 18. Distinguish between RAM and ROM and PROM.
- 19. How many address lines are required to address a 1-kilobyte memory?
- 20. Explain the WRITE operation in a MOS RAM.
- 21. Explain the READ operation in a bipolar ROM.
- 22. Differentiate between a multiplexer and a decoder.

P14-4. Repeat Problem 14-3 for: (a) 8510.

(c) Convert decimals 0.875 and 0.65 to

P14-3. Given four numbers: (a) 16510, (b) 11001101B, (c) 316Q, and (d) D816. Convert each to equivalent numbers in three different notations

binaries.

(b) 11100101B, (c) 62Q, and (d) 6F₁₆.

PROBI EMS 460

12. Explain how binary numbers are added in a

- CHAPTER 14 DIGITAL DEVICES 470
- P14-5, Repeat Problem 14-3 for: (a) 10310. (b) 01101110B, (c) 207Q, and (d) A514.
- P14-6. (a) Convert the number 161Q to binary, decimal, hex, and BCD. (b) Convert the number 5F16 to binary, decimal, octal, and BCD.
- P14-7. Convert the BCD 10010011 to decimal, binary, and octal.
- P14-8. (a) Using signed 2's complement notation, express as 8-bit words the decimal numbers 25, 121, -17, and -96.
 - (b) Show in binary notation the arithmetic operations: 121 - 25, 25 + (-17), and 25 - 96
 - (c) Write a brief explanation of how subtraction is accomplished using 2's complement notation.
- P14-9. (a) Using signed 2's complement notation. express as 8-bit words the decimal numbers 37, 92, -30, and -48,
 - (b) Show in binary notation the arithmetic operations: 92 - 37, 37 + (-30), and 37 - 48
 - (c) Write a brief explanation of how subtraction is accomplished using 2's complement notation.
- P14-10. in general, what is the 2's complement of the 2's complement of binary number A?
- P14-11. Use inith tables to prove the following Boolean theorems:
 - (a) A + i = 1
 - (b) A + B = B + A
 - (c) BC + AC = (A + B)C(d) A(BC) = (AB)C
- P14-12. Use Boolean theorems to prove the following identities?
 - (a) $\mathbf{A} + \overline{\mathbf{A}}\mathbf{B} = \mathbf{A} + \mathbf{B}$ (b) $ABC + AB\overline{C} = AB$
 - (c) $(\mathbf{A} + \overline{\mathbf{B}})\mathbf{B} = \mathbf{A}\mathbf{B}$
 - (d) $(A + B)(\overline{A} + C) = AC + \overline{A}B$
 - (e) (A + C)(A + D)(B + C)(B + D) =ÀB + CD
- P14-13. When writing equations for "programmed array logic" circuits, complicated expressions must be broken down into simple "sums-ofproducts" (like Eq. 14-6).
 - (a) Write the following expression as a sum-otproducts. Show the Boolean theorems used during each step of simplification. $[(A \cdot B \cdot \overline{C}) \cdot (\overline{A \cdot \overline{B} \cdot C}) + \overline{A}\overline{B}] \cdot \overline{D}$

- (b) Invert the result from part (a), and factor it into a sum-of-products, showing theorems need
- **P14-14.** The function f = A + B is to be realized using only NAND gates. Use DeMorgan's these orems to express f in terms of $\overline{\mathbf{C} \cdot \mathbf{D}}$ where C and D can be expressed in terms of A and B Draw the necessary logic circuit and check by constructing the truth table.
- P14-15. Analyze the logic circuit of Fig. P14.15 and determine f in terms of A and B. Simplify using Boolean algebra and check your result with a inith table



Figure P14.15

- P14-16. (a) What single gate is equivalent to the circuit of Fig. P14.16a? Check your answer using Boolean algebra. (b) Repeat part (a) for the circuit of Fig.
 - P14.16b. (c) What theorem is illustrated in parts (a) and (b)?
- Figure P14.16
- P14-17. The 8212 I/O (input/output) port consists; of 8 data latches with noninverting three-state buffers as shown in Fig. P14.17. When this port (Device) is to be used (Selected) in the output Mode, the microprocessor places 8 bits of data on the DI lines and sends device select signal DS = 1 and control signals M = 1 and S. (Strobe) = 1. Assuming S = 1 at all times: (a) Construct a truth table showing M, DS, CK, and E.

- (b) Explain the operation of this "output latch" when M = i. (c) Explain the operation of this "gated buffer'' when M = 0.
- Selec ់កទ Mod CK. Diank š s Date Out 1 Data in 1 50 і рі O Data Ont 8 Data In F

Figure P14.17

- P14-18. To provide a comparison of the most common logic operations, construct a table with inputs A and B and outputs AND, NAND, OR, NOR, Exclusive-OR, and Equality Com-
- P14-19. Synthesize logic circuits to realize the following functions as written (i.e., do not perform Boolean sumplification). (a) $\overline{\mathbf{A} + \mathbf{B}} + \mathbf{A} \cdot \mathbf{B} + \mathbf{A} + \mathbf{B}$
 - (c) $\overline{(A + B)} + \overline{AB} \cdot \overline{AB}$
- P14-20. Given the logic function

 $f = \overline{AB} + \overline{AB} + \overline{AB}$

- gates.
- (b) Assuming the complements arc not available, simplify the function and synthesize it from five NAND gates.

Answer: (a) f = AB + BA.

P14-21. Using DeMorgan's theorem, convert the vote-taker expression (Eq. 14-6) to a NAND

PROBLEMS 471

expression and synthesize it using NAND gates anly

- P14-22. Map the following functions and find the minimal sum-of-products form:
 - (a) ABC + ABC + ABC
 - (b) $\overline{AB} + \overline{ABC} + \overline{AB}$

Enshi

- (c) $(\mathbf{A} + \overline{\mathbf{C}})(\overline{\mathbf{B}} + \overline{\mathbf{C}})$
- (1) ABC +BC + ABC
- P14-23. Evaluate the combination of the tour corner squares of a four-variable Karnaugh map.
- P14-24. Map the following functions and find the minimal sum-of-products form: (a) ABCD + ABC + BC(b) AB + ABCD + ABC

 - (c) $\overline{A}(C + D) + A\overline{B}C + A\overline{B}\overline{C}\overline{D}$ (d) ABCD + ABCD + BCD + BC
- P14-25. Decimal numbers coded in binary are to drive the display of Fig. P14.25. (Note: The anodes of all LED segments are connected to +5 V: a segment is lit when its cathode is taken LOW, that is, logic 0.) You are to design a "BCD-to-seven segment" code converter.
 - (a) Draw up a truth table showing decimal numbers, their binary codes, and the state ot each segment.
 - (b) How many decoder input and output lines are required?
 - (c) Segment a should be lit for certain input numbers. Write the logic expression for segment a in terms of input variables
 - DCBA (A is LSB). (d) Simplify the logic expression and synthesize it using basic logic gates.



Figure P14.25

- P14-26. The array of delay flip-flops in Fig. P14.26 serves as a three-bit register.
 - (a) For LOAD LOW, what are the D values?
 - (b) For LOAD HIGH, what are the D values?
 - (c) Describe the operation of this register.
 - (d) For the input wavelorms shown, draw the waveform of Q_A , the first bit of output.

- parator.

(b) $\overline{(\mathbf{A} \cdot \mathbf{B} + \mathbf{A} \cdot \mathbf{B}) \cdot \mathbf{A} + \mathbf{B}}$ (d) $\overline{\mathbf{A} + \mathbf{B}} \cdot \overline{\mathbf{AB}} + \mathbf{AB}$

